# A half adder can be constructed from

15 views
A half adder can be constructed from

A half adder can be constructed from One XOR gate and one 'AND‘ gate with their input connected in parallel

## Related questions

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

If a signal band limited to fm is sampled at a rate less than 2fm, then the constructed signal will be A) Large in amplitude B) Small in amplitude C) Distorted D) Distortion less

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock

A bi-stable multi-vibrator can be built by using (A) NAND gates (B) AND gates (C) AND or OR gates (D) Excusive-NOR gates

A light emitting diode (L.E.D.) can be made from:

The external characteristic of a shunt generator can be obtained directly from its – characteristic   1. internal 2. open-circuit 3. load-saturation 4. Performance

The sum of product expression for a Boolean function can be derived from its truth table by (a) AND operation of the product terms. (b) NOR operation of the product terms. (c) OR operation of the product terms. (d) NAND operation of the product terms.

If a variable can take only integer values from 0 to n, where n is a constant integer, then variable can be represented as a bit-field whose width is the integral part of (assume base 2)  (1) log(n) +1 (2) log(n + 1) + 1 (3) log(n – 1) + 1 (4) none of these

By which of the following connections, one-bit binary counter can be obtained from a JK flip-flop?  A) J = K = 0 B) J = K = 1 C) J = K’ D) None of these

Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

Among the logic families, the family which can be used at very high frequency greater than 100 MHz in a 4 bit synchronous counter is

Thyristor can be protected from over voltages by using

The state equations in the phase variable canonical form can be obtained from the transfer function by (a) Cascade decomposition (b) Direct decomposition (c) Inverse decomposition (d) Parallel decomposition

Full load copper loss in a transformer is 1600 watts. At half load the copper loss will be: A) 6400 watt B) 1600 watt C) 800 watt D) 400 watt

The r.m.s. value of a half-wave rectified alternating current is 10 A. Its value for full-wave rectification will be

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23

A 4 bit counter is used to count from 0,1,2...n. Value of “n” is

A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a (a) sum output (b) sum output and a carry (c) sum output with two carries (d) two sums with two carries

A 10 bit resistive divider is constructed such that the current through the LSB resistor is 100μA. The maximum current that will flow through the MSB resistor is

Can we create a digital circuit that has as inputs the  3- bit digital words [2: 0] A, [2: 0] B and [2: 0] C and its output is  equal to      |C-A-B| . The circuit of the binary full adder is known.

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

A lag compensator with the zero 10 times farther from the imaginary axis than the compensator pole can improve the steady state error by a factor of  A) 10 B) 5 C) 20 D) 2

For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle

The output of a 2-input NAND gate with high at both the inputs will be • High • Low • High & low • None of the above.

The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

A circuit is said to be free from phase distortion if its phase response shows: (1) Quadrature variation with frequency (2) Independent of frequency (3) Linear variation with frequency (4) Proportional to frequency

A pair of synchronous machines on the same shaft may be used to generate power at 60 Hz from given source of power at 50 Hz. Using minimum number of poles for both the machines, the synchronous speed will be (a) 500 r.p.m. (b) 600 r.p.m. (c) 1000 r.p.m. (d) 1200 r.p.m.

The amount of current in a resistor needs to be changed from 120 mA to 160 mA by changing the 24 V source, the new voltage will be: A. 8 V B. 320 V C. 3.2 V D. 32 V

A separately excited dc motor is required to be controlled, from a 3-phase supply, for its operation in the first quadrant only. The most preferred converter would be  (a) 3-phase fully controlled converter (b) 3-phase fully controlled converter with free wheel diode (c) 3-phase dual converter (d) 3-phase half wave converter

If a transformer primary is energised from a square wave voltage source, its output voltage will be a:  (A) square wave (B) sine wave (C) triangular wave (D) pulse wave

A coherent QPSK demodulator is required on ground for receiving data from a LEO satellite. What should be optimum order of PLL in the carrier phase tracking loop?  A) 1st order B) 2nd order C) 3rd order D) None of the above

If the energy is supplied from a source, whose resistance is 1 ohm, to a load of 100 ohms the source will be?