Can you help by answering this question?

What is Rate Monotonic Analysis (RMA) in scheduling?

14 views
in Digital Electronics by
Read the following statements:

i. Gate is a combinational logic.

ii. JK Flip-flop in toggle mode is not combinational logic.

iii. MSJK Flip-flop suffers from race-around.

iv. Counters are sequential circuits.

Which choice is correct?

(A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

1 Answer

0 votes
by

Read the following statements:

i. Gate is a combinational logic.

ii. JK Flip-flop in toggle mode is not combinational logic.

iii. MSJK Flip-flop suffers from race-around.

iv. Counters are sequential circuits.

Which choice is correct?

(A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Related questions

1 answer 25 views

In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

asked May 12, 2018 in Digital Electronics by Shimroz123
1 answer 13 views

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

asked May 26, 2018 in Digital Electronics by Shimroz123
0 answers 113 views

How is a J-K Flip Flop made to toggle  (a) J=0, K=0 (b) J=1, K=0 (c) J=0, K=1 (d) J=1, K=1 

asked May 23, 2018 in Digital Electronics by Shimroz123
1 answer 25 views

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

asked Jun 17, 2018 in Digital Electronics by Shimroz123
0 answers 14 views

By which of the following connections, one-bit binary counter can be obtained from a JK flip-flop?  A) J = K = 0 B) J = K = 1 C) J = K’ D) None of these

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 17 views

Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

asked Apr 30, 2018 in Digital Electronics by Shimroz123
1 answer 12 views

Which of the following flip-flop do not have race problem ? a)T flip-flop b) D flip-flop c) JK flip-flop d) Master Slave flip-flop

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 135 views

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

asked May 20, 2018 in Digital Electronics by Shimroz123
1 answer 15 views
1 answer 20 views

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 9 views

 When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

asked May 17, 2018 in Digital Electronics by Shimroz123
1 answer 3 views

Draw logic diagram of T flip-flop and give its truth table.

asked 2 days ago in Digital Techniques by Shimroz123
1 answer 9 views

Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading edge of the clock c) - when both inputs are LOW, an invalid state exists d) the input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 12 views

What is not true in the context of “Don’t Care Condition” in digital logic ? (A) It corresponds to combination of logic variables whose value is not defined (B) It can be assumed to be 0 or 1 (C) It can be assumed to be 1 only (D) It helps in simplification of logic function

asked May 12, 2018 in Digital Electronics by Shimroz123
1 answer 14 views

The current mode logic (CML) is same as A) LSI B) CMOS C) TTL D) ECL

asked Jun 17, 2018 in Digital Electronics by Shimroz123
1 answer 30 views

Define flip-flop.

asked Feb 19, 2018 in Digital Electronics by Fliop flop
0 answers 20 views

The following statements are made for FETs 1. In n -channel depletion mode MOS in the active region, the control voltage VGS is negative. 2. NMOS in depletion mode is cut off for VGS=O 3. NMOS in enhance mode is cut off for VGS=O 4. There is no path between source and drain in the enhancement mode Of these, the true statements are : a. 1 and 2 only b. 1 and 3 only c. 3 and 4 only d. 1, 3 and 4 only

asked Apr 12, 2018 in Electronics Engineering by Shimroz123
1 answer 10 views

Which of the following statements is not valid in case of conductors in electrostatic fields? A) The static electric field intensity inside a conductor is zero B) The static electric field intensity at the surface of a conductor is everywhere directed normal to the surface C) The conductor surface is an equivalent potential surface D) None of the above

asked Jun 17, 2018 in Electrical Engineering by Shimroz123
1 answer 8 views

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 

asked May 26, 2018 in Electronics Engineering by Shimroz123
1 answer 16 views

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:  (1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 15 views

 One out of the following statements is not true: A) The curl of gradient of any scalar field is identically zero B) The divergence of curl of any vector field is identically zero C) A field, which has zero divergence, is said to be solenoidal D) A field, whose curl is zero, is said to be rotational 

asked Jun 17, 2018 in Electrical Engineering by Shimroz123
1 answer 55 views

Which of the following statements is not characteristic of a static magnetic field? (A) It is solenoidal. (B) It is conservative. (C) It has no sinks or sources. (D) Flux lines are always closed.

asked Apr 28, 2018 in Physics by Shimroz123
1 answer 22 views

Suggest the energy conservation techniques in following cases : (i) Motor is running with 70% loaded condition. (ii) Motor is continuously loaded at 50%. (iii) Motor runs with 30% loaded condition but sometimes rises to 50% loading condition. (iv) Motor runs continuously under no-load condition.

asked Oct 3, 2018 in Energy Conservation And Audit by Shimroz123
0 answers 49 views

 A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
0 answers 29 views

A UPS commonly has following parts : (i) rectifier (ii) inverter (iii) static switch Which of the following is true ?   (a) only (i) (b) only (i) and (ii) (c) (i), (ii) and (iii) (d) only (ii) and (iii) 

asked Apr 10, 2018 in Electrical Engineering by Shimroz123
1 answer 15 views

Explain the following energy conservation techniques: (i) By reducing I2R losses in Trans. system (ii) By optimizing distribution voltage.

asked Oct 3, 2018 in Energy Conservation And Audit by Shimroz123
1 answer 20 views

With the help of neat diagrams,explain the following methods of speed control in DC series motor. i) Field diverter method. ii) Armature diverter method.

asked Sep 18, 2018 by Shimroz123
1 answer 10 views

State the function and shape of following parts used in induction type energy meter: i) Series magnet ii) Shunt magnet iii) Al disc iv) Brake magnet

asked Sep 6, 2018 by Shimroz123
1 answer 8 views

State the function of following auxiliaries used in electric locomotive, i) Batteries ii ) Compressor iii ) Blower iv ) Exhauster 

asked Sep 2, 2018 by Shimroz123
0 answers 13 views

On a master slave flip-flop, master is enabled : (A) When gate is low (B) When gate is high (C) When gate is either low or high (D) None of the above

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
0 answers 18 views

Which of the following statements is not correct ? (A) A primary cell is an electro-chemical cell (B) After charging, a primary cell can be again put to use (C) Dry cell is a primary cell (D) Leclanche cell is used in experiments, where constant supply of current is not needed

asked Mar 31, 2018 in Electrical Engineering by Shimroz123
1 answer 9 views

State the function of following components of a nuclear power station: i) Moderator ii) Shielding iii) Control rod iv) Coolant 

asked Sep 8, 2018 by Shimroz123
1 answer 12 views

Consider the following systems : (i) a normal human being walking on the road, and (ii) servomechanism. Systems (i) and (ii) are, respectively, (A) Open loop control system, Open loop control system. (B) Closed loop control system, Closed loop control system. (C) Open loop control system, Closed loop control system. (D) Closed loop control system, Open loop control system.

asked Apr 28, 2018 in Control System by Shimroz123
1 answer 41 views

Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

asked Jun 17, 2018 in Digital Electronics by Shimroz123
1 answer 8 views

The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

asked May 24, 2018 in Digital Electronics by Shimroz123
1 answer 13 views

Which of the following circuits come under the class of sequential logic circuits ?   P. Full adder   Q. Full subtractor   R. Half adder   S. JK flip   T. Counter   Select the correct answer from the codes given below: (a) P and Q (b) Q and R (c) R and S (d) S and T

asked May 13, 2018 in Digital Electronics by Shimroz123
1 answer 3 views

State function of preset and clear in flip flop.

asked 2 days ago in Digital Techniques by Shimroz123
1 answer 47 views

What is the propagation delay of a logic gate?

asked Dec 16, 2017 in VLSI Design by Quiz
1 answer 52 views

Explain following techniques related to energy conservation in transmission and distribution system. (i) By balancing phase currents (ii) Variable technical losses (I2R losses).

asked Sep 22, 2018 in Energy Conservation And Audit by Shimroz123
1 answer 56 views

Write how energy can be stored or generated in each of following : i) solar cell ii) geothermal energy iii) hydrogen energy in biomass.

asked Sep 8, 2018 by Shimroz123
1 answer 6 views

When a dominant mode wave guide not terminated in its characteristic impedance is excited with a 10 GHZ signal then if d is the distance between two successive minima of the standing wave in the guide then   (A) d = 1.5 cm (B) d is less then 1.5 cm (C) d is greater then 1.5 cm (D) d = 3 cm

asked May 17, 2018 in Electronics communication by Shimroz123
1 answer 38 views

Fill in the blank(s) with the appropriate word(s)  i. A MOSFET operates in the ________________ mode when vGS < vGS(th)  ii. In the ohmic region of operation of a MOSFET vGS - vGS (th) is greater than ________________.  iii. rDS (ON) of a MOSFET ________________ with increasing vGS.  iv. In the active ... th) is almost ________________ in the active mode of operation.  ix. The safe operating area of a MOSFET is restricted on the left hand side by the ________________ limit. 

asked Apr 4, 2018 in MOSFET by Shimroz123
1 answer 49 views

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

asked May 3, 2018 in Power Electronics by Shimroz123
0 answers 18 views

To convert a S-R flip-flop to D flip-flop (a) D input is given to S and D input to clock (b) D input is given to S and D to R (c) D input is given to clock and D to S input (d) D input to S and clock to R

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 30 views

Consider the following statements :  1. Network theorems are not derivable from Kirchhoff's law.  2. To get the . Norton current, one has to short the current source.  3. Thevenin's theorem is suitable for a circuit involving voltage sources and series connections.  Which of the above statements is/are correct ?  (a) 1, 2 and 3 (b) 1 only (c) 2 only (d) 3 only

asked Apr 25, 2018 in Electrical Engineering by Shimroz123
1 answer 11 views

A certain SRAM has CS=0, WE=0 and OE=1. In which the following mode, this SRAM is operating: a) Read b) Write c) Stand By d) None of the above

asked May 23, 2018 in Computer Engineering by Shimroz123

Welcome to electronics2electrical.com here you can ask questions related to electrical, electronics, mechanical, telecommunication, instrumentation, computer, mathematics, physics etc.
Be respectful to all the members. Do not copy and paste the answers from other websites which have copyright content. While asking question give full details about it.

Categories

Most popular tags

power motor dc circuit transformer voltage current used system phase resistance factor synchronous load ac energy induction electric generator series frequency between speed capacitor use electrical meter line difference control type mosfet transmission magnetic plant high single instrument bjt unit source advantages function diode and machine winding field define torque parallel amplifier supply shunt thyristor motors electricity arduino maximum time relay armature problem value on transformers types coil diagram state flow ratio material three formula starting direction theorem method emf operating efficiency digital wave microprocessor test instruments inductance loss measure operation connected signal low applications effect single-phase network temperature working constant losses different law wattmeter measuring compare controlled breaker drive device logic rc full switch flux wire resistivity disadvantages free of materials machines angle force converter conductor transistor gain open protection scr core measurement number bridge principle generators reactance circuits negative the friction iron loop short pole battery conservation steam resistors hysteresis computer using analog lines secondary station gate a rectifier inverter linear induced relays nuclear capacitance basic characteristics design direct work rotor electronics ammeter forces diesel damping rlc connection factors capacitors minimum insulation moving regulation running self systems air fault range main stability quality starter igbt eddy alternator ideal rl average 3-phase plants arc thermal error fuzzy biasing dielectric pressure balanced superposition errors copper rotation feedback impedance measured electronic electrons charge inductive transfer explain start off back curve over solar is three-phase tariff locomotive peak bias zener engineering commutator surge conductors rating universal potentiometer density permanent mechanical transducer capacity memory adc excitation two fuse pure harmonics application semiconductor inductor internal pmmc reaction welding resonance traction permeability breakers rms designed electromagnetic si generation brushes switching capacitive shaded rate 1 distribution resistor methods delta star oscillator reluctance simplification algebra 8085 boolean weston dynamometer insulating strength installation definition fuel heating earth units
...