In a PLL, lock occurs when the
(A) input frequency and the VCO frequency are the same
(B) Phase error is 1800
(C) VCO frequency is double the input frequency
(D) Phase error is 900
Upload image or document:
In a PLL, lock occurs when the input frequency and the VCO frequency are the same
Welcome to Q&A site for electrical and electronics engineering discussion for diploma, B.E./B.Tech, M.E./M.Tech, & PhD study.If you have a new question please ask in English.If you want to help this community answer these questions.