3 views
asked by

In a PLL, lock occurs when the

image

(A) input frequency and the VCO frequency are the same

(B) Phase error is 1800

(C) VCO frequency is double the input frequency

(D) Phase error is 900

Your answer

Thanks for your contribution. Feel free to answer this question. Please avoid short answer. Your answer is most welcome. Be genuine.

Upload image or document:

Your name to display (optional):
Privacy: Your email address will only be used for sending these notifications.

1 Answer

0 votes
answered by

In a PLL, lock occurs when theĀ input frequency and the VCO frequency are the same

Welcome to Q&A site for electrical and electronics engineering discussion for diploma, B.E./B.Tech, M.E./M.Tech, & PhD study.
If you have a new question please ask in English.
If you want to help this community answer these questions.

...