8 views
in Electronics Engineering by
Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 

Your answer

Thanks for your contribution. Feel free to answer this question. Please avoid short answer. Your answer is most welcome. Be genuine.

Upload image or document:

Your name to display (optional):
Privacy: Your email address will only be used for sending these notifications.
Anti-spam verification:
Are you a robot ? (Y = Yes / N = No)
To avoid this verification in future, please log in or register.

1 Answer

0 votes
by

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 ns. The maximum clock frequency is 6.25MHz.

nff  Tdelay = 4*40 =160ns

so, max. frequency = 1/ (200*10-9 ) = 6.25MHz

         


Related questions

1 answer 49 views

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

asked May 3, 2018 in Power Electronics by Shimroz123
0 answers 14 views

By which of the following connections, one-bit binary counter can be obtained from a JK flip-flop?  A) J = K = 0 B) J = K = 1 C) J = K’ D) None of these

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 136 views

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

asked May 20, 2018 in Digital Electronics by Shimroz123
1 answer 8 views

A 4 bit counter is used to count from 0,1,2...n. Value of “n” is

asked May 14, 2018 in Digital Electronics by Shimroz123
1 answer 17 views

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

asked May 26, 2018 in Digital Electronics by Shimroz123
0 answers 56 views

 A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
0 answers 19 views

A modulo -6 ripple counter with J-K flip-flops uses at the clear input, the output from (a) NAND gate with QB,Qc as inputs (b) NAND gate with QA, Q8 as inputs (c) NAND gate with QA, Qc as inputs (d) AND gate with QB, Qc as inputs

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
0 answers 13 views

In 8 bit successive approximation ADC, clock frequency is 1MHz and reference voltage is 10 V.Conversion time in µS for 5 V input is  A) 4 B) 8 C) 10 D) None of these 

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 16 views

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:  (1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 31 views

A 4 GHz carrier is amplitude modulated by a low-pass signal of maximum cut off frequency 1 MHz. lf this signal is to be ideally sampled, the minimum sampling frequency should be nearly

asked Apr 26, 2018 in Electronics Engineering by Shimroz123
1 answer 14 views

In a PCM system the number of quantization level are 16 and the maximum signal frequency is 4 KHz the transmission bit rate is

asked May 23, 2018 in Electronics communication by Shimroz123
2 answers 22 views

Ripple in output current of a step-down chopper feeding RLE load is maximum, when duty cycle is equal to:  (1) 1 (2) 0.5 (3) 0.75 (4) 0.33

asked May 22, 2018 in Electronics Engineering by Shimroz123
1 answer 25 views

In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

asked May 12, 2018 in Digital Electronics by Shimroz123
0 answers 27 views

How many flip-flops are required to construct a mod-32 counter?  A) 32 B) 6 C) 5 D) 4

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 14 views

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

asked May 24, 2018 in Digital Electronics by Shimroz123
0 answers 21 views

If the antenna diameter in a radar system is increased by a factor of 4, the maximum range will be increased by a factor of  (a) 2 (b) 4 (c) 8 (d) 16

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
0 answers 17 views

A 12-bit ADC is operating with a lus clock period and total conversion time is seen to be 14us always. The ADC must be of the type  a. Flash type b. Counting type c. Integrating type d. Successive approximation type

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 30 views

A 4-bit R/2R digital-to-analog (DAC) converter has a reference of 5 volts. What is the analog output for the input code 1010:  (1) 0.3125 V (2) 3.125 V (3) 0.78125 V (4) –3.125 V

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 4 views

Define modulus of a counter. Write the numbers of flip flops required for Mod-6 counter.

asked 6 days ago in Digital Techniques by Shimroz123
1 answer 25 views

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

asked Jun 17, 2018 in Digital Electronics by Shimroz123
1 answer 9 views

Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading edge of the clock c) - when both inputs are LOW, an invalid state exists d) the input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 13 views

In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor value corresponding to MSB will be (A) 0.4 kΩ (B) 3 kΩ (C) 2.8 kΩ (D) 2.5 kΩ

asked Apr 28, 2018 in Digital Electronics by Shimroz123
0 answers 24 views

What is the energy stored in the magnetic field at a solenoid of 40 cm long and 4 cm diameter wound with 100 turns of wire carrying a current at 20A?  (A) 0.705 Joule (B) 0.789 Joule (C) 0.587 Joule (D) 0.658 Joule 

asked Apr 5, 2018 in Electrical Engineering by Shimroz123
1 answer 18 views

The fast carry or look-ahead carry circuits found in most 4-bit parallel-adder circuits:  (1) Increase ripple delay (2) Add a 1 to complemented inputs (3) Reduce propagation delay (4) Determine sign and magnitude

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
0 answers 14 views

No. of flip-flops used in decade counter (a) 3 (b) 2 (c) 4 (d) None of these

asked May 23, 2018 in Digital Electronics by Shimroz123
1 answer 6 views

State function of preset and clear in flip flop.

asked 6 days ago in Digital Techniques by Shimroz123
0 answers 16 views

 The information rate to be transmitted is 900 bits /sec, FEC is 3/4 , the symbol rate for QPSK modulation scheme is : a. 225 symbols /sec b. 450 symbols /sec c. 600 symbols /sec d. 675 symbols /sec

asked Apr 12, 2018 in Electronics Engineering by Shimroz123
1 answer 32 views

The eddy current loss in a dc generator is 400 W at 40 Hz frequency of reversal and constant flux density. When frequency is increased to 50 Hz., eddy current loss is :  (A) 256 W (B) 320 W (C) 500 W (D) 625 W

asked Apr 30, 2018 in Switchgear And Protection by Shimroz123
1 answer 32 views

The number of comparators required in a 4 bit comparator type ADC is (A) 16 (B) 15 (C) 17 (D) 12

asked Apr 28, 2018 in Digital Electronics by Shimroz123
0 answers 72 views

In a digital voltmeter, the oscillator frequency is 400 kHz, the ramp voltage falls from 8V to 0V in 20 m sec. The number of pulses counted by the counter is (a) 800 (b) 2000 (c) 4000 (d) 8000

asked May 25, 2018 in Electrical Measurements and Instrumentation by Shimroz123
1 answer 12 views

Which of the following flip-flop do not have race problem ? a)T flip-flop b) D flip-flop c) JK flip-flop d) Master Slave flip-flop

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 14 views

The frequency stability of the oscillator output is maximum in _____.   (a) Crystal oscillator (b) Phase shift oscillator (c) LC oscillator (d) Wien bridge oscillator 

asked May 13, 2018 in Electronics Engineering by Shimroz123
1 answer 32 views

A series RLC circuit has a resonant frequency of 1 KHz and a quality factor Q = 100. If each of the R,L and C is doubled from its original value, the new Q of the circuit is:  (1) 25 (2) 50 (3) 100 (4) 200

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 10 views

If the number of conditions in a decision table is n, the maximum number of rules (columns) possible is  A) n B) 2n C) 2n D) log2n

asked Apr 11, 2018 in Computer Engineering by Shimroz123
1 answer 12 views

The input frequency is 50 Hz. The ripple frequency in a 12 phase full wave rectifier is (A) 1200 Hz (B) 600 Hz (C) 100 Hz (D) 50 Hz 

asked Apr 23, 2018 in Instrumentation and control by Shimroz123
1 answer 17 views

Suppose that the same clock signal is used to increment the microprogram counter and to load the control register. Which of the following assertion(s) is/are true?  1. Microinstruction execution time is at least two clock periods.  2. Microinstruction execution time can be overlapped with fetching the next microinstruction.  3. Unconditional branch microinstructions must necessarily take longer than other types.  (a) 1 only (b) 2 only (c) 1 and 3 (d) 2 and 3

asked May 15, 2018 in Microprocessors and Microcontrollers by Shimroz123
1 answer 15 views

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23 

asked May 26, 2018 in Digital Electronics by Shimroz123
0 answers 115 views

How is a J-K Flip Flop made to toggle  (a) J=0, K=0 (b) J=1, K=0 (c) J=0, K=1 (d) J=1, K=1 

asked May 23, 2018 in Digital Electronics by Shimroz123
0 answers 18 views

To convert a S-R flip-flop to D flip-flop (a) D input is given to S and D input to clock (b) D input is given to S and D to R (c) D input is given to clock and D to S input (d) D input to S and clock to R

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
0 answers 14 views

On a master slave flip-flop, master is enabled : (A) When gate is low (B) When gate is high (C) When gate is either low or high (D) None of the above

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 21 views

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 15 views
1 answer 13 views

The ripple voltage in the output of a single phase half wave rectifier with 10 V rectified dc voltage with resistive load and without filter will be • 12.1 volt • 1.21 volt • 0.482 volt • 4.82 volt

asked May 13, 2018 in Electronics Engineering by Shimroz123
0 answers 19 views

What is the clock cycle time for a system that uses a clock with frequency of 150 kHz?  (A) 55 µ sec (B) 5.5 µ sec (C) 202 sec (D) 6.6 µ sec 

asked Apr 5, 2018 in Electrical Engineering by Shimroz123
1 answer 6 views

Draw logic diagram of T flip-flop and give its truth table.

asked 6 days ago in Digital Techniques by Shimroz123

Welcome to electronics2electrical.com here you can ask questions related to electrical, electronics, mechanical, telecommunication, instrumentation, computer, mathematics, physics etc.
Be respectful to all the members. Do not copy and paste the answers from other websites which have copyright content. While asking question give full details about it.

Categories

Most popular tags

power motor dc circuit transformer voltage current used system phase resistance factor synchronous load ac energy induction electric generator series frequency between speed capacitor use electrical meter line difference control type mosfet transmission magnetic plant high single instrument bjt unit source advantages function diode and machine winding field define torque parallel amplifier supply shunt thyristor motors electricity arduino maximum time relay armature problem value on transformers types coil diagram state flow ratio material three formula starting direction theorem method emf operating efficiency digital wave microprocessor test instruments inductance loss measure operation connected signal low applications effect single-phase network temperature working constant losses different law wattmeter measuring compare controlled breaker drive device logic rc full switch flux wire resistivity disadvantages free of materials machines angle force converter conductor transistor gain open protection scr core measurement number bridge principle generators reactance circuits negative the friction iron loop short pole battery conservation steam resistors hysteresis computer using analog lines secondary station gate a rectifier inverter linear induced relays nuclear capacitance basic characteristics design direct work rotor electronics ammeter forces diesel damping rlc connection factors capacitors minimum insulation moving regulation running self systems air fault range main stability quality starter igbt eddy alternator ideal rl average 3-phase plants arc thermal error fuzzy biasing dielectric pressure balanced superposition errors copper rotation feedback impedance measured electronic electrons charge inductive transfer explain start off back curve over solar is three-phase tariff locomotive peak bias zener engineering commutator surge conductors rating universal potentiometer density permanent mechanical transducer capacity memory adc excitation two fuse pure harmonics application semiconductor inductor internal pmmc reaction welding resonance traction permeability breakers rms designed electromagnetic si generation brushes switching capacitive shaded rate 1 distribution resistor methods delta star oscillator reluctance simplification algebra 8085 boolean weston dynamometer insulating strength installation definition fuel heating earth units

8,530 questions

7,129 answers

135 comments

3,090 users

...