25 views
in Digital Electronics by
The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

1 Answer

0 votes
by

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Related questions

1 answer 13 views

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

asked May 26, 2018 in Digital Electronics by Shimroz123
1 answer 3 views

State function of preset and clear in flip flop.

asked 4 days ago in Digital Techniques by Shimroz123
0 answers 14 views

By which of the following connections, one-bit binary counter can be obtained from a JK flip-flop?  A) J = K = 0 B) J = K = 1 C) J = K’ D) None of these

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
1 answer 25 views

In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

asked May 12, 2018 in Digital Electronics by Shimroz123
0 answers 49 views

 A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 14 views

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

asked May 24, 2018 in Digital Electronics by Shimroz123
1 answer 26 views

The output of a 2-input NAND gate with high at both the inputs will be • High • Low • High & low • None of the above.

asked May 14, 2018 in Digital Electronics by Shimroz123
0 answers 19 views

A modulo -6 ripple counter with J-K flip-flops uses at the clear input, the output from (a) NAND gate with QB,Qc as inputs (b) NAND gate with QA, Q8 as inputs (c) NAND gate with QA, Qc as inputs (d) AND gate with QB, Qc as inputs

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 135 views

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

asked May 20, 2018 in Digital Electronics by Shimroz123
1 answer 25 views

The output of logic gate is '1' when all its inputs are at logic '0' The gate is (A) NAND/EX-OR (B) NOR/EX-OR (C) AND/EX-NOR (D) NOR/EX-NOR

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 8 views

Output of NAND gate is 0. for three inputs when:

asked May 24, 2018 in Digital Electronics by Shimroz123
0 answers 113 views

How is a J-K Flip Flop made to toggle  (a) J=0, K=0 (b) J=1, K=0 (c) J=0, K=1 (d) J=1, K=1 

asked May 23, 2018 in Digital Electronics by Shimroz123
1 answer 7 views

 For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

asked Jun 17, 2018 in Digital Electronics by Shimroz123
1 answer 9 views

For the circuit shown in figure, the Boolean expression for the output y in terms of inputs P, Q, R and S is

asked May 20, 2018 in Digital Electronics by Shimroz123
1 answer 20 views

Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: (1) 10.24 kHz (2) 5 kHz (3) 30.24 kHz (4) 15 kHz 

asked May 28, 2018 in Digital Electronics by Shimroz123
1 answer 20 views

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 11 views

The output of an AND gate with three inputs, A, B and C, is HIGH when __________. a) A=1,B=1,C=0 b) A= 0,B= 0,C= 0 ' c) A=1,B=1,C=1 d) A=1,B= 0,C= 1

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 49 views

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

asked May 3, 2018 in Power Electronics by Shimroz123
1 answer 16 views

The gate whose output is LOW, if and only if all the inputs are HIGH, is

asked May 14, 2018 in Digital Electronics by Shimroz123
1 answer 15 views
0 answers 17 views

DC ammeter has a resistance of 0.1 Ω and its current range is 0-100 A. If the range is to be extended to 0-300 A, what shunt resistance need to be connected?  A) 0.025 Ω B) 0.05 Ω C) 0.015 Ω D) 0.03 Ω

asked Apr 9, 2018 in Electrical Engineering by Shimroz123
1 answer 9 views

Consider the following statements with regard to induction type wattmeter :  1. Can be used on both ac and dc systems.  2. Power consumption is relatively low.  3. It is accurate only at stated frequency and temperature.  Which of the above statements is/are correct ?  (a) 1 only (b) 2 only (c) 3 only (d) 1, 2 and 3

asked Apr 25, 2018 in Electrical Engineering by Shimroz123
1 answer 12 views

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23 

asked May 26, 2018 in Digital Electronics by Shimroz123
1 answer 43 views

For a short transmission line with r/x ratio of is 1.0, the regulation will be zero when the load power factor is

asked Apr 30, 2018 in Electrical Engineering by Shimroz123
1 answer 8 views

A 4 bit counter is used to count from 0,1,2...n. Value of “n” is

asked May 14, 2018 in Digital Electronics by Shimroz123
1 answer 30 views

Define flip-flop.

asked Feb 19, 2018 in Digital Electronics by Fliop flop
1 answer 23 views

A 10A DC Ammeter has a resistance of 0.1 Ω is to be extended to 50 A, the required shunt wire is A) Manganin wire of 20 m Ω B) Constantan wire of 20 m Ω C) Manganin wire of 25 m Ω D) Constantan wire of 25 m Ω

asked Jun 4, 2018 in Electrical Measurements and Instrumentation by Shimroz123
1 answer 39 views

The rotor impedance of a slip ring induction motor is (0.1 + j0.6)Ohm/ ph . The resistance/ph to be inserted into rotor to get maximum torque at starting should be

asked May 3, 2018 in Electrical machine design by Shimroz123
1 answer 22 views

The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is  (A) 4 (B) 6 (C) 8 (D) 10

asked May 18, 2018 in Digital Electronics by Shimroz123
0 answers 34 views

 Can we create a digital circuit that has as inputs the  3- bit digital words [2: 0] A, [2: 0] B and [2: 0] C and its output is  equal to      |C-A-B| . The circuit of the binary full adder is known.

asked Aug 11, 2018 in Digital Electronics by vasilishmty97
1 answer 14 views

Memory that temporarily stores data and that can be erased or changed is known as  a) Cache Memory b) Read Only Memory c) Flash Memory d) Random Access Memory

asked May 13, 2018 in Computer Engineering by Shimroz123
1 answer 15 views

In .Net environment, the access level, signature and the return type can be changed during  A) overriding B) hiding C) shadowing D) all of the above

asked Apr 11, 2018 in Computer Engineering by Shimroz123
0 answers 16 views

For a resonant circuit with resonant frequency of 1 MHz a, 0 = 50 and R = 400, find the value of C (A) 250 pF (B) 1000 pF (C) 1.25 pF (D) 500 pF

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 34 views

If the feedback factor of an amplifier is 0.1 and its gain without feedback is 40, then its gain with feedback is (a) – 13.3 (b) 200 (c) 8 (d) 10 

asked May 25, 2018 in Amplifier by Shimroz123
0 answers 18 views

To convert a S-R flip-flop to D flip-flop (a) D input is given to S and D input to clock (b) D input is given to S and D to R (c) D input is given to clock and D to S input (d) D input to S and clock to R

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 3 views

Draw logic diagram of T flip-flop and give its truth table.

asked 4 days ago in Digital Techniques by Shimroz123
1 answer 8 views

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 

asked May 26, 2018 in Electronics Engineering by Shimroz123
1 answer 9 views

Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading edge of the clock c) - when both inputs are LOW, an invalid state exists d) the input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 12 views

The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

asked May 28, 2018 in Digital Electronics by Shimroz123
0 answers 54 views

A moving coli ammeter has a fixed shunt of 0.02 Ω with a coil circuit resistance of R=1 kΩ and needs potential of 0.5 V across it for full scale deflection. Calculate the value of shunt to give full scale deflection when the total current is 10 A. (1) 0.05 Ω (2) 0.005 Ω (3) 0.5 Ω (4) 0.0005 Ω

asked Apr 11, 2018 in Electrical Engineering by Shimroz123
1 answer 16 views

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:  (1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

asked Apr 9, 2018 in Electronics Engineering by Shimroz123
0 answers 41 views

A suspension type insulator has 2 units with self capacitance C and ground capacitance of 0.2 C. Each unit can withstand for a maximum voltage of 11 kV. Its string efficiency is  (A) 78% (B) 82% (C) 80% (D) 84%

asked Apr 28, 2018 in Power system by Shimroz123
1 answer 15 views

The gain of an FET amplifier can be changed by changing: (1) rm (2) gm (3) Rd (4) None of these

asked May 28, 2018 in Amplifier by Shimroz123

Welcome to electronics2electrical.com here you can ask questions related to electrical, electronics, mechanical, telecommunication, instrumentation, computer, mathematics, physics etc.
Be respectful to all the members. Do not copy and paste the answers from other websites which have copyright content. While asking question give full details about it.

Categories

Most popular tags

power motor dc circuit transformer voltage current used system phase resistance factor synchronous load ac energy induction electric generator series frequency between speed capacitor use electrical meter line difference control type mosfet transmission magnetic plant high single instrument bjt unit source advantages function diode and machine winding field define torque parallel amplifier supply shunt thyristor motors electricity arduino maximum time relay armature problem value on transformers types coil diagram state flow ratio material three formula starting direction theorem method emf operating efficiency digital wave microprocessor test instruments inductance loss measure operation connected signal low applications effect single-phase network temperature working constant losses different law wattmeter measuring compare controlled breaker drive device logic rc full switch flux wire resistivity disadvantages free of materials machines angle force converter conductor transistor gain open protection scr core measurement number bridge principle generators reactance circuits negative the friction iron loop short pole battery conservation steam resistors hysteresis computer using analog lines secondary station gate a rectifier inverter linear induced relays nuclear capacitance basic characteristics design direct work rotor electronics ammeter forces diesel damping rlc connection factors capacitors minimum insulation moving regulation running self systems air fault range main stability quality starter igbt eddy alternator ideal rl average 3-phase plants arc thermal error fuzzy biasing dielectric pressure balanced superposition errors copper rotation feedback impedance measured electronic electrons charge inductive transfer explain start off back curve over solar is three-phase tariff locomotive peak bias zener engineering commutator surge conductors rating universal potentiometer density permanent mechanical transducer capacity memory adc excitation two fuse pure harmonics application semiconductor inductor internal pmmc reaction welding resonance traction permeability breakers rms designed electromagnetic si generation brushes switching capacitive shaded rate 1 distribution resistor methods delta star oscillator reluctance simplification algebra 8085 boolean weston dynamometer insulating strength installation definition fuel heating earth units

8,450 questions

7,047 answers

132 comments

3,085 users

...