The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse

86 views
The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Related questions

What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB

Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16

A pulse radar has a pulse repetition frequency (PRF) of 3 KHz. If the radar is emitting at 10 GHz, what is the maximum unambiguous range for this radar? A) 5 Km B) 5 m C) 50 Km D) 15 m

A pulse compression radar transmits an encoded pulse having a frequency chirp from 990 MHz to 1010 MHz centred around 1 GHz. The range resolution capability of this radar is A) 7.5 m B) 7.5 Km C) 75 m D) 750 m

The 8085 Microprocessor has A) 8-bits Data bus and 16-bits Address bus B) 8-bits Data bus and 8-bits Address bus C) 16-bits Data bus and 16-bits Address bus D) 32-bits Data bus and 8-bits Address bus

The ALE line of an 8085 microprocessor is used to (A) latch the output of an I/O instruction into an external latch. (B) deactivate the chip-select signal from memory devices. (C) find the interrupt enable states of the TRAP interrupt. (D) latch the 8 bits of address lines AD7-AD0 into an external latch.

In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12

What is the size of SP register in 8085 microprocessor? A) 16 bits B) 8 bits C) 64 bits D) 48 bits

Explain the pulse width modulation technique for control of AC output voltage.

In 8085, whenever a signal is received at TRAP terminal, its program execution is transferred to a subroutine on address A) 0000 H B) 002C H C) 0024 H D) 0004 H

Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

What do you mean by signal and system?

What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins

What is the difference between a microcontroller and a microprocessor?

In an R-C phase shift oscillator, the minimum no. of R-C networks to be connected in cascade will be -

What is the Fourier transform of a Gaussian time pulse? A) Uniform B) Gaussian C) Impulses D) Pulse

The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction

The purpose of the microprocessor is to control ______  A. memory B. switches C. processing D. tasks

Microprocessor is the ______ of the computer and it perform all the computational tasks  A. main B. heart C. important D. simple

A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

A minimum clearance of 6.3 m to ground is required for overhead lines when operating voltages are :  (A) less than 66 kV (B) lie between 66 kV and 110 kV (C) more than 165 kV (D) lie between 110 kV and 165 kV

In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register

In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

The minimum charge on an ion is?

A 1ms pulse can be stretched to 1 s pulse by using (A) an astable multivibrator (B) a monostable multivibrator (C) a bistable multivibrator (D) a Schmitt trigger circuit

In a 16-bit microprocessor, a single word is A) 16 bit data B) 32 bit data C) 8 bit data D) 64 bit data

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

what is the minimum voltage required to turn on a diode ?

A 4 GHz carrier is amplitude modulated by a low-pass signal of maximum cut off frequency 1 MHz. lf this signal is to be ideally sampled, the minimum sampling frequency should be nearly

The Minimum Oil Circuit Breaker (MOCB) is named because of :  (A) Reduced requirement of oil (B) Reduced requirement of air (C) All of the above (D) None of the above

Minimum voltage regulation occurs when the power factor of the load is?

What is the frequency of an alternator which has 2 poles and makes 3600 revolutions per minute? A) 3600 HZ B) 60 Hz C) 120 Hz D) None of these

The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Why is pulse train gating preferred over pulse gating? Explain with relevant circuit and waveforms, the pulse train gating of SCRs.

A zener voltage regulator has load requirements of 12 V and 2 A. The zener diode minimum current requirement is 0.2 A. The minimum voltage at input is 24 V. What is the required value of series resistance with source? A) 5.45 Ω B) 6 Ω C) 7.2 Ω D) 6.38 Ω

Which of the following circuit breakers has high reliability & minimum maintenance?  (A) Bulk oil type CB (B) Air blast CB (C) Vacuum CB (D) Sulphur hexafluoride CB

For optimum generator scheduling for different power plants, the minimum fuel cost is obtained when

ln a minimum oil circuit breaker the oil is used

Classify the transformers based on the construction, frequency and power.

In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Build using minimum number of CMOS gates. Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

The work of EU is ________ A. encoding B. decoding C. processing D. calculations