Explain basic architecture of Sparton-3 FPGA series.
in Very Large Scale Integration by
retagged by

1 Answer

0 like 0 dislike

image


The Spartan-3E family architecture consists of five fundamental programmable functional elements: 


Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data. 


Input/ Output Blocks (IOBs): Control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Double Data-Rate (DDR) registers are included.


Block RAM : Provides data storage in the form of 18-Kbit dual-port blocks. 


Multiplier Blocks : Accept two 18-bit binary numbers as inputs and calculate the product. 


Digital Clock Manager (DCM): Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. 

by

Related questions

1 answer
2 answers
asked Sep 29, 2017 in Electronics Engineering by Quiz | 39 views
1 answer
0 answers
asked Dec 31, 2018 by Vigneshwaran Marichamy | 209 views
1 answer
0 answers
asked Dec 20, 2018 by anonymous | 64 views
1 answer
2 answers
1 answer
0 answers
asked Sep 27, 2018 by anonymous | 33 views

Ask Price : 09175036778

Buy Obstacle Avoidance Robot (Final year project) . Call or whatsapp now (India only) 09175036778

Intrested ?: Intrested

9,099 questions

7,861 answers

142 comments

3,162 users