block diagram of logic analyzer.
in Digital Instrumentation by

1 Answer

0 like 0 dislike

image


A logic analyzer can be triggered on a complicated sequence of digital events, then capture a large amount of digital data from the system under test (SUT).When logic analysers first came into use, it was common to attach several hundred "clips" to a digital system. Later, specialized connectors came into use. Once the probes are connected, the user programs the analyzer with the names of each signal, and can group several signals together for easier manipulation. Next, a capture mode is chosen, either "timing" mode, where the input signals are sampled at regular intervals based on an internal or external clock source, or "state" mode, where one or more of the signals are defined as "clocks", and data are taken on the rising or falling edges of these clocks, optionally using other signals to qualify these clocks. After the mode is chosen, a trigger condition must be set. A trigger condition can range from simple to the very complex At this point, the user sets the analyzer to "run" mode, either triggering once, or repeatedly triggering. Once the data are captured, they can be displayed several ways, from the simple) to the complex 

by

Related questions

1 answer
0 answers
1 answer
0 answers
asked Mar 11, 2018 in VLSI Design by Quiz | 51 views
0 answers
asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz | 23 views
0 answers
0 answers
asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz | 28 views
1 answer
asked Aug 25, 2017 in Neuro Fuzzy Control by Zeeshan | 47 views

9,137 questions

7,896 answers

145 comments

3,236 users