47 views
in VLSI Design by
What is the propagation delay of a logic gate?

1 Answer

0 votes
by
The application input pulse and the occurrence of resulting output pulse is called propagation delay of logic gate.

Related questions

1 answer 49 views

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

asked May 3, 2018 in Power Electronics by Shimroz123
0 answers 40 views

What is VLSI logic design?

asked Mar 11, 2018 in VLSI Design by Quiz
1 answer 111 views

What is the purpose of a NAND gate?

asked Dec 15, 2017 in Digital Electronics by Quiz
1 answer 32 views

The propagation delay in a CMOS inverter is  (A) proportional to (W/L) ratio  (B) inversely proportional to (W/L) ratio  (C) independent of (W/L) ratio  (D) depends only on W

asked May 12, 2018 in VLSI Design by Shimroz123
0 answers 61 views

What are the fundamental requirements of gate drive ICs?

asked Mar 11, 2018 in Power Electronics by Quiz
0 answers 18 views

What is fuzzy logic in a washing machine?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
0 answers 18 views

What is the membership function in fuzzy logic?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
1 answer 45 views

What is an inverter gate?

asked Dec 15, 2017 in Digital Electronics by Quiz
7 answers 1,161 views

Draw the structural diagram of GTO. Explain briefly the switching behavior of GTO with the help of appropriate voltage and current waveform.

asked Aug 8, 2017 in Unit 1 by Zeeshan
1 answer 993 views

What does the AND gate do?

asked Dec 15, 2017 in Digital Electronics by Quiz
1 answer 35 views

What is logic analyser?

asked May 6, 2018 in Digital Instrumentation by Shimroz123
0 answers 21 views

What is Defuzzification in fuzzy logic?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
0 answers 10 views

What is crisp logic?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
0 answers 19 views

What is fuzzy logic algorithms?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
1 answer 33 views

Fuzzy Logic

asked Aug 25, 2017 in Neuro Fuzzy Control by Zeeshan
0 answers 21 views

Describe the gate circuit for a single phase full converter.

asked Mar 11, 2018 in Power Electronics by Quiz
1 answer 271 views

Justify. Power MOSFET is operated at high enough gate source voltage to minimize the conduction losses. 

asked Dec 7, 2017 in Unit 1 by Quiz
1 answer 8 views

The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

asked May 24, 2018 in Digital Electronics by Shimroz123
1 answer 17 views

Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

asked Apr 30, 2018 in Digital Electronics by Shimroz123
1 answer 668 views

basic gate drive circuit of GTO

asked Nov 14, 2017 in Power Electronics by Quiz
0 answers 15 views

Why fuzzy logic is used?

asked Mar 10, 2018 in Neuro Fuzzy Control by Quiz
0 answers 428 views

Explain different gate drives techniques with base circuits and key features.

asked Mar 10, 2018 in Power Electronics by Quiz
1 answer 87 views

Explain MOSFET gate drive circuit and totem pole configuration.

asked Feb 19, 2018 in Unit 5 by Quiz
1 answer 73 views

Explain thyristor gate drive circuit.

asked Feb 19, 2018 in Unit 5 by Quiz
1 answer 15 views

Synchronous vs asynchronous logic

asked Jul 6 in Wikipedia by Shimroz123
1 answer 7 views

Logic Simplification Using Boolean Algebra

asked May 21 by Shimroz123
1 answer 9 views

In the circuit shown below, the current through the inductor is,

asked Jul 4 in Network Analysis by Shimroz123
1 answer 14 views

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

asked May 24, 2018 in Digital Electronics by Shimroz123
1 answer 25 views

The output of logic gate is '1' when all its inputs are at logic '0' The gate is (A) NAND/EX-OR (B) NOR/EX-OR (C) AND/EX-NOR (D) NOR/EX-NOR

asked Apr 14, 2018 in Electrical Engineering by Shimroz123
1 answer 18 views

The basic logic gate whose output is the complement of the input is the: - a) OR gate b) AND gate c) inverter d) comparator

asked Apr 14, 2018 in Instrumentation and control by Shimroz123
1 answer 48 views

TTL logic family is most popularly used industries because it  1.provides greater operating speed 2.has a good fan in & fan out 3.has easy interface with other digital circuitry 4.all the above 

asked May 13, 2018 in VLSI Design by Shimroz123
1 answer 4 views

Draw the symbol, logic expression and truth table of NOR gate.

asked Jul 10 in Elements of Electronics by Shimroz123
1 answer 9 views

 When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

asked May 17, 2018 in Digital Electronics by Shimroz123
1 answer 42 views

What are the advantages of CMOS over NMOS?

asked Mar 11, 2018 in VLSI Design by Quiz
1 answer 31 views

explain skin effect in copper interconnects. what are the various ways of reducing this effect?

asked Dec 13, 2017 in VLSI Design by Quiz
1 answer 12 views

What is not true in the context of “Don’t Care Condition” in digital logic ? (A) It corresponds to combination of logic variables whose value is not defined (B) It can be assumed to be 0 or 1 (C) It can be assumed to be 1 only (D) It helps in simplification of logic function

asked May 12, 2018 in Digital Electronics by Shimroz123
1 answer 11 views

In air-core cable the surge voltage travels approximately at the speed of light and a cable of 100m length gives a delay of a. 0.666μsec b. 0.333μsec c. 1.555μsec d. 1μsec 

asked Sep 1, 2018 by Shimroz123
1 answer 8 views

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 

asked May 26, 2018 in Electronics Engineering by Shimroz123

Welcome to electronics2electrical.com here you can ask questions related to electrical, electronics, mechanical, telecommunication, instrumentation, computer, mathematics, physics etc.
Be respectful to all the members. Do not copy and paste the answers from other websites which have copyright content. While asking question give full details about it.

Categories

Most popular tags

power motor dc circuit transformer voltage current used system phase resistance factor synchronous load ac energy induction electric generator series frequency between speed capacitor use electrical meter line difference control type mosfet transmission magnetic plant high single instrument bjt unit source advantages function diode and machine winding field define torque parallel amplifier supply shunt thyristor motors electricity arduino maximum time relay armature problem value on transformers types coil diagram state flow ratio material three formula starting direction theorem method emf operating efficiency digital wave microprocessor test instruments inductance loss measure operation connected signal low applications effect single-phase network temperature working constant losses different law wattmeter measuring compare controlled breaker drive device logic rc full switch flux wire resistivity disadvantages free of materials machines angle force converter conductor transistor gain open protection scr core measurement number bridge principle generators reactance circuits negative the friction iron loop short pole battery conservation steam resistors hysteresis computer using analog lines secondary station gate a rectifier inverter linear induced relays nuclear capacitance basic characteristics design direct work rotor electronics ammeter forces diesel damping rlc connection factors capacitors minimum insulation moving regulation running self systems air fault range main stability quality starter igbt eddy alternator ideal rl average 3-phase plants arc thermal error fuzzy biasing dielectric pressure balanced superposition errors copper rotation feedback impedance measured electronic electrons charge inductive transfer explain start off back curve over solar is three-phase tariff locomotive peak bias zener engineering commutator surge conductors rating universal potentiometer density permanent mechanical transducer capacity memory adc excitation two fuse pure harmonics application semiconductor inductor internal pmmc reaction welding resonance traction permeability breakers rms designed electromagnetic si generation brushes switching capacitive shaded rate 1 distribution resistor methods delta star oscillator reluctance simplification algebra 8085 boolean weston dynamometer insulating strength installation definition fuel heating earth units
...