In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:

16 views
In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:

(1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is: R=1, S=1

Related questions

1 answer 21 views

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

0 answers 18 views

To convert a S-R flip-flop to D flip-flop (a) D input is given to S and D input to clock (b) D input is given to S and D to R (c) D input is given to clock and D to S input (d) D input to S and clock to R

1 answer 25 views

In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

1 answer 8 views

How many minimum number of NOR gates are required to realize a two-input X-OR gate?

0 answers 52 views

A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

0 answers 115 views

How is a J-K Flip Flop made to toggle  (a) J=0, K=0 (b) J=1, K=0 (c) J=0, K=1 (d) J=1, K=1

1 answer 8 views

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz

0 answers 63 views

For an analog PLL, under perfect locking condition, the phase difference (in degrees) between input signal and VCO output should be  A) 0 B) 90 C) 120 D) 180

1 answer 18 views

In an R-2R ladder D/A converter, the input resistance is  1. Not same for all digital inputs 2. R for each input 3. 2R for each input 4. 3R for each input

1 answer 49 views

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

1 answer 12 views

The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these

0 answers 14 views

By which of the following connections, one-bit binary counter can be obtained from a JK flip-flop?  A) J = K = 0 B) J = K = 1 C) J = K’ D) None of these

1 answer 136 views

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

0 answers 20 views

One of the necessary and sufficient condition for a network function N(s)=p(s)/q(s) to be a transfer function is that  A) The coefficients of the polynomial p(s) and q(s) must be real and those for q(s) must be positive B) Coefficients of p(s) and q(s) must be real and positive C) Coefficients of p(s) must be positive and real but coefficients of q(s) can be negative also D) Degree of p(s) and q(s) may differ by either zero or one only

1 answer 14 views

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

1 answer 20 views

The necessary and sufficient condition for a rational function of, T(s) to be driving point impedance of an RC network is that all poles and zeros should be

1 answer 25 views

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock

1 answer 22 views

The r.m.s. value of a sinusoidal A.C. current is equal to its value at an angle of______degrees.

1 answer 6 views

State function of preset and clear in flip flop.

1 answer 17 views

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle

0 answers 23 views

A diode D, resistor R and inductor L and a switch S are connected in series.When a voltage V is applied across the circuit and switch is put on, the voltage across L changes as  A) V(1-exp(-t R/L)) B) Vexp(-t R/L) C) Ldi/dt +Ri D) V(1-t R/L)

0 answers 14 views

Velocity of an electron (in km/S) starting at rest and travelling to a point 100 V above the starting potential is around  A) 3600 B) 4000 C) 5100 D) 6000

1 answer 9 views

Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading edge of the clock c) - when both inputs are LOW, an invalid state exists d) the input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

1 answer 12 views

Which of the following flip-flop do not have race problem ? a)T flip-flop b) D flip-flop c) JK flip-flop d) Master Slave flip-flop

1 answer 28 views

Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: (1) 10.24 kHz (2) 5 kHz (3) 30.24 kHz (4) 15 kHz

1 answer 11 views

For the circuit shown in figure, the Boolean expression for the output y in terms of inputs P, Q, R and S is

1 answer 15 views

The r.m.s. value and mean value is the same in the case of?

1 answer 22 views
0 answers 97 views

When The dc converter in figure shown has a resistance load of R = 10 Ω and the input voltage is Vs 220 V the converter switch remains on, its voltage drop is Vo -2 V. The chopping frequency is fI K sW Vs If the duty cycle is 50%, determine: (a) the average output voltage V (b) the RMS output voltage Vo (c) the converter efficiency (d) the effective input resistance of the converter

1 answer 6 views

Draw logic diagram of T flip-flop and give its truth table.

0 answers 14 views

On a master slave flip-flop, master is enabled : (A) When gate is low (B) When gate is high (C) When gate is either low or high (D) None of the above

1 answer 15 views
1 answer 20 views
0 answers 14 views

An electromechanical closed –loop control system has the transfer function C(s)/R(s) = k/s (s2 + s +1) (s+ 4) +k. Which one of the following is correct?  (A) The system is stable for all positive values of k (B) The system is unstable for all values of k (C) The system is stable for values of k between zero and 3.36 (D) The system is stable for values of k between 1.6 and 2.45

1 answer 38 views

The response of an LTI/LSI system is given by the _______ of input and impulse response:  (1) Convolution (2) Correlation (3) Superposition (4) None

1 answer 30 views

Define flip-flop.

1 answer 32 views

The r.m.s. value of a half-wave rectified alternating current is 10 A. Its value for full-wave rectification will be

2 answers 239 views

The equation of 50 Hz current sine wave having r.m.s. value of 60 A is?

2 answers 49 views

The r.m.s. value of pure cosine function is?

1 answer 24 views

A 339 IC is an example of a fourteen-pin DIP that can be made to function as a ________:  (1) Comparator (2) 555 timer (3) D to A converter (4) Ladder network

0 answers 21 views

For an 8 bit DAC, reference voltage is 10 V. If input to DAC starting from MSB is 10111100, output (in volts) is  A) 5.8 B) 6.4 C) 7.3 D) 8.2

1 answer 12 views

A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: (1) De Morgan’s Law (2) Involution Law (3) Law of Absorption (4) Idempotent Law

0 answers 11 views

The minimum number of NAND gates required to implement a XOR gate is  A) 5 B) 4 C) 3 D) 6

0 answers 49 views

A high-pass filter has a resistance R = 2 kΩ The lowest input frequency to be passed is 7.5 kHz. The value of suitable coupling capacitor must be: A) 0.001 pico Farad B) 0.01 pico Farad C) 0.1 pico Farad D) 1 pico Farad

1 answer 60 views

A 6-pole, 50Hz, 3-φ induction motor is running at 950 r.p.m. and has Cu loss of 5kW. The rotor input is (a) 10 kW (b) 95 kW (c) 100 kW (d) 9.5 kW

0 answers 12 views

The maximum data transmission rate of IEEE-488 bus in kbytes/S is  A) 100 B) 250 C) 600 D) 1000

1 answer 39 views

The frequency (fr) of the rotor current in an induction motor is given by the expression (s = slip, f = supply frequency)

1 answer 16 views
0 answers 41 views

An amplifier which has almost same gain and input resistance of a CE amplifier but of higher bandwidth is  A) Cascode amplifier B) Cascade amplifier C) Darligton amplfier D) CC amplifier

1 answer 15 views

An accelerometer has input range of 0 to 10g, natural frequency 30 Hz and mass 0.001 kg. The range of the secondary displacement transducer in mm required to cover the input range is (A) 0 to 2.76 (B) 0 to 9.81 (C) 0 to 11.20 (D) 0 to 52.10